

The diagram illustrates a stream processing architecture. At the top, an **Instruction Cache** (101) receives input from the left and outputs to a set of **Streams** (103). The streams are represented by four overlapping rectangles labeled 0, 1, 2, and 3. Stream 1 is connected to a **Scheduler** (105). The Scheduler (105) outputs to **Functional Resources** (107). To the right, an **Inter-Stream Control Bitmap** (115) is connected to the Scheduler (105) and the Functional Resources (107). Below the Functional Resources (107) is a **Data Cache** (111), which is connected to the Functional Resources (107) via a bidirectional arrow. On the left, a **Shared System Bus** (113) is connected to the Data Cache (111). On the right, a set of **Register Files** (109) is connected to the Functional Resources (107) via a bidirectional arrow.

Fig. 1A

	Supervisory	Enable	Disable	Priorities	Interrupts
Stream 1	●		●		
Stream 2	●				●
Stream 3			●		

Control Authorization for Stream 0

Fig. 1B

Integer 1	Integer 2	Integer 3	Integer 4	Float Pt. 1	Float Pt. 2	Float Pt. 3	Float Pt. 4	Branch Unit 1	Branch Unit 3	Branch Unit 2	Branch Unit 4
●	●	●						●			

Hard Resource Assignment for Stream 0

Fig. 1C

- Execution
- Interrupt
- Integer
- Floating Point
- Branch

Priorities for Stream 0

Fig. 1D

●	Master
●	Enabled/Disabled
	Sleep Mode

Control Indicators for Stream 0

Fig. 1E




Fig. 2A




Fig. 2B

Forked Stream
Stream 2




Fig. 3




Fig. 4




Fig. 5 (Prior Art)




Fig. 6




Fig. 7

Stream	Address	Lock Bit	Stall Bit
S1	715	1	0
S1	715	0	1
S1	717	0	1
S1	717	1	0

Fig. 8 (Hardware Lock)